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BIT ERROR ANALYSIS FOR A PCM
EQUIPMENT USING INTEGRATE AND DUMP MODE OF DATA
RE GE NE RA TION
William E. Thomson
ABSTRACT
This paper analyses the performance of an Integrate and Dump circuit
when used for PCM data regeneration. This analysis is made using the cir-
cuit's transfer function. The influence of the circuit parameters is also ana-
lyzed and some conclusions are reached which can be used as design criteria.
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BIT ERROR ANALYSIS FOR A PCM
EQUIPMENT USING INTEGRATE AND DUMP MODE OF DATA
RE GENE RATION
The analysis of the error probability in a PCM data link is fundamental for
evaluating the system's reliability and performance. One of the techniques
employed for data regeneration is caded Integrate and Dump. Basically, the
principles of operation of this mode are: Integration of the incoming data during
a fraction of the Bit period; sampling of the Integrator output at a time near the
end of integration time; and resetting of the Integrator before the next Bit.
Figure 1 shows the block diagram of one such circuit. In Figure 1 is also
included a PCM data Simulator, a Noise generator, a Low pass filter and an
Adder, these elements are part of the Test set-up used for evaluating the per-
formance of the PCM equipment
PCM SIMULATOR
ADDER
	 I^ ST ^ • REGENERATED
LOW PASS FILTER
ENBW = fn
DG
SAMPLING
PULSE
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ST Schmitt Trigger
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Figure 1-Block Diagram.
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Figure 2-Passive Integrator.
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The integrator can be an active or a passive integrator, however, most of
the time and for simplifying the circuit a passive integrator is used. This
passive integrator is an RC network as shown in Figure 2. This is going to be
the circuit discussed in this paper.
The Dump gate or beset gate can have many different configurations and we
will not analyze it in detail. During the integration of the incoming data bits the
dump gate represents a very high resistance in parallel with the capacitor C
shown in Figure 2. During the dumping action, the effective resistance of the
Dump gate is very low so that a fast discharge of the capacitor C is accomplished.
The Schmitt trigger is the Decider element, that is, if the level in the output
of the Integrator exceeds its threshold the conduction state of the Schmitt trigger
informs the sampling gate that a "one" is present in the data. If the threshold
is not exceeded the output of the Schmitt 4-rigger will inform the sampling gate
that a "zero" is present in the data. In this manner the output of the sampling
gate will be the regenerated incoming data.
Since the Schmitt trigger is the decision element, errors made in the data
regeneration can be attributed to erroneous crossings of the Schmitt trigger's
threshold and this is a function of the Signal-to-Noise ratio at the input of the
Schmitt trigger. Normally the threshold of the Schmitt trigger will be zero volts,
that is, if the input to the decider is above zero volts a "one" is recognized and
if it is below zero volts a "zero" is recognized.
The analysis presented here is based on a zero volts threshold.
The probability distribution of the bit errors will be considered Gaussian
and so the error function, erf, of the normal probability curve shall be used.
eo(t)
t
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The probability of an erroneous crossing of the decision threshold can be
expressed as;
P^	 2 1 - erf S 0 /N0 VT
	
(1)
•
	
	
where S o = pcyake signal voltage at sampling time and N Q = rms noise voltage
at the decider's input.
To evaluate S o and N o we will use the transfer function of the network
indicated in Figure 2. The generator indicated in Figure 2 corresponds to the
amplifier in ,Figure 1. It is considered here that this amplifier does not change
the Signal-to-Noise ratio found at the input of the PCM equipment (Very wide
bandpass) and that its output impedance as seen from the integrator is very
small compared to R i . (Emitter follower stage in its output).
The load resistor R2
 , in Figure 2, is included to make our analysis more
general and because its value is important and has influence on the circuit's
performance. In some equipment, R 2 will be found to be a physical resistor
easily identifiable and in others it can be found as the input impedance of the
circuit connected to the integrator's output.
The transfer function of the circuit of figure 2 is:
H(s) = 1/R ic (s + a,/R,C)	 (2)
a = 1 + R1/1R2
The transfer function H(s ) indicated. in (2) will be applied both to determine S
subindex 0, peak signal at sampling time, and N subindex 0, rms noise at
sampling time. This transfer function does not take into consideration the effect
of the Dump gate since the sampling of the integrator output takes place before
the dumping time which in some cases occurs during the following bit period.
Apart from this, the assumption is made that there is no residual charge in
after the dumping action. Practical tests have demonstrated that both of the
above considerations have a very small influence on the accuracy of the pre-
dicted bit errors for a particular system as long as all the parameters appearing
in Equation (9) are properly evaluated. Accuracy has always been within 0.5 db.
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To find S o , beak signal voltage -at sampling time, we take v i (s) = and
the initial charge in C equal to zero. To assume that the input to the Integrator
is a step ftuiction can be done since each bit finds the integrator reset and so to
the integrator each bit will "look" like a step. This assumption simplifies the
analysis without incurring in errors. With this consideration we find that:
S o	 a. kf - r.xn (-cxT,,1R C))	 (3)
In (3), T Is the sampling time. For the purpose of simplification the input
step has a peak value of 1 volt,. We have considered here only a positive step
since after all we are looking for the absolute value of S,,. We can consider
that the input PCM data is actually varying between +1 and -1 volt with a random
pattern. It is important to notice then that the rms value of the data is also
1 volt rms.
To calculate the rms value of noise at the integrator output we use the
following:
CO
N oe ( rms) -	 N(w) I H(J w) 1 2 dw	 (4)
0
where N(w) noise spectral density at ;the input to our integrator and its units
(volts rms 2/radian). In this paper we will only consider white noise so that
N(w) is constant and can be taken out of the integrand.
To make our analysis more realistic a correction has to be made to (4)
since in practically all cases as well as in the test set-up shown in Figure 1
we will be dealing with band limited white noise, therefore the upper limit of
integration will he set as con.
This con is the angular cut-off frequency of the Effective Noise Bandwidth
(ENBW) of the equipment feeding the data to the PCM DHE. With this con-
sideration we write:
t
w
n
No ( rms)	 NM
	
I H(J w )1 2 dw
	 (4a)
0
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 ( rrns)	 are t• g (27Tf. RIC/a)i
6kn	 27Tf n
7T
2 > arc tg (27TfnRIC/a)>0
Now we have most of the elements needed to calculate N O (rms) except
N(o)). This we can calculate by relating it to the available (noise rms voltage) 2
at the input of the PCM DHE equipment. We can write:
SNR = 1/N(w) , 27Tf n	 (G)
SNRis the Signal-to-Noise power ratio at the input to the PCI M DHE. It is
important to remember here that the PCM data has been assumed to have
1 volt rms.
From (5) and (6) we obtain:
arc tg (277f. T/a)
N oe
 (rms) - 2 . 7T-a-T • f n •(SNR)
RI 	 = T
If we let a r c t g ( 27Tf n T/a) = 7T/2 6, we obtain:
N ot(rms) = 8/4 • a • T • f n -(SNR)	 (8)
From (3) and (8) we now obtain the argument of the error function erf, which
will enable us to compute P e .
5
(5)
(7)
S 0 'N	 ^I - exp -:-T`'7^	 "2^ ^	 ^(SNR)	 (0)
`,Co see the effect of elianging the different parameters of the circuit in
Figure 2 upon the probability of errors in the regenerated data a family of
curves have been plotted, The first family of curves is shown in Figure 3 and
corresponds to P 0	 ^'vs. SNR at the FCM DR Input as a function of T, (tune
constant of the RC network). Table 1 gives the vaW14—,, s plotted in Figure 3.
The values given above have been calculated setting f n =It, (Bit .rate);
A second family of curves has been plotted for P O vs. SNR as a function
of T, (sampling time as a fraction of the Bit peg:}iod), with the same B'N'B''W.
Table II gives the computed values,
In Table I and II, a has been. set equal to 1.0; in Table 1, T was equal 1.0
(Bit period); and in Table 11, r was equal to 1,0 (Bit period).
The results obtained in Table I correspond to a change in the value of C in
the circuit of Figure 2 while Keeping R 1 , R2 constant. 7'4z results presented
in Table II do not correspond to a change in circuit elements but to a change in
timing of the sampling action. Finally, a third family of curves was plotted
corresponding to PC vs. &:,'R a a function of a. This-corresponds to a change
in value of R2 in the circuit of Figure 2. This curves are shown in rigure 5
and the results are included in Table III.
To calculate the figures shown in Table AI, the value of f n was ,set equal
to . (Bit rate)
CONCLUSIONS:
1'rom the results shown in Figure 3 and Table I, we see that the best per-
formance of an integrate and dump circuit used for data regeneration are
obtained when the value of r is equal to 0.7 (bit period), however another
important conclusipn is that there is ,not too much difference in performance
if r has a value between 0.5 and 1.0 (bit period), this means that the design of
a FCM DHE equipment can be simplified so that it uses fixed values for R 1 and
C over a Bit rate range of 1:2 if the values selected for Ri and C make r vary
between. 0.5 and 1.0 (bit period).
The Bit .rate range can even be extended to 1:3 if Ri and C are selected
so that r varies between 0.5 and 1.5 (bit period), however a slight degradation
(less than 1 db) occurs when r has values between 1.0 and 1.5 (bit period) .
.
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From the curves plotted in F igure 4, we see the effect of changing the
sampling tinic. The best performance is obtained if the integration times
approaches one bit period. In designing a PCM DHE equipment with integrate
and dump :mode of operation, the main factor that will be influence the selection
of the sampling moment will be the time required by the dump gate to discharge
the capacitor so as to avoid overlap between successive bits. So as to obtain
100% Bit period integration time, two integrators are normally used,
Table I
P vs. SNR as a function of 7 (Integratol ,
 time constant),
expressed as a multiple of the Bit period. 	 {
T
0.5 0.7 1.0 1.5 2.0 2.5
0 0.01254 0.01049 0,01136 0.01626 0,02337 0.03142
1 0.00596 0.00479
^
0.00529 0.00822 0.01283 0.01842
2 0.00241 0.0018, 0.00208 0.00358 0.00619 0.00963
3 0.00077 0.00055 0.00064 0„00126 0.00246 0.00426
4 0.00015 0.00013 0.00015 0.00035 0.00080 0.00158
5 0.000035 0.00002 0.000025 0.00007 0.00020 0.00046
6 --- --- --- 0.00001 0.000035 0.00010
Table II
P vs. SNIP, as a function of T, (Sampling time),
expressed as a fraction of the Bit period.
SNR(db)
T
0.5 0.6 0.7 0.8 0.9 1.0
0 0.07812 0.05200 0.03484 0.02361 0.01624 0.01136
1 0.05584 0.03407 0.02092, 0.01299 0.00821 0.00529*
2 0.03724 0.02041 0.01124 0.00628 0.00357 0.00208
3 0.02249 0.01076 0.0j516 0.00262 0.00124 0.00064
4 0.01222 0.00493 0.00200 0.00080 0.00034 0.00015
5 0.00580 0.00190 0.00062 0.00021 0.000069 0.000025
6 0.00229 0.00057 0.00014 0.000037 ,0.00001 ----
.
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Table Al
P,  vs. SNR as a function a.
SNR(db)
a
1
_.
2 3 4 5
0 0.01136 0.01252 0.02039 0.03126 0.04309
1 0.00529 0.00597 0.01086 0.01332 0.02710
2 0.00208 0.00241 0.00503 0.00956 0.01544
3 0.00064 0.00077 0.00191 0.00422 0.00763
4 0.00015 0.00019 0.00058 0.00156 0.00323
5 0.000025 0.000035 0.000135 0.00046 0.00113
6 --- ---- 0.00002 0.00010 0.00030
From the curves shown in Figure 5 and the values in Table III we see that
the best performance is obtained with a = 1, this means an infinite resistor
in parallel with C . This value is not obtainable but if R, is =0 larger than
R 1
 , a can approach a value of 1.0.
Up to this moment, nothing has been said about the type of PCM code being
processed as we have always normalized the values of T and T as a function
of the Bit period. To see the effect of the code being used on the values of P.,
we will calculate P e for two ideal PCM DHE equipment. One will process
split-phase data as NRZ-C at double the nominal bit rate and the other one will
have a split-phase multiplier which will convert the incoming split-phase 6ata
to NRZ-C data at the nominal bit rate. The value of f n will be set in both
cases to 27r•(Bit rate, nominal); T will be equal to 100% (Bit period, processed)
and T will also be equal to 1.0 (Bit period, processed). The results of this
calculations are shown in Figure 6 and in 'fable IV.
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A: PCM'DHE with'split-phase
multiplier
B: PCM DHE processing splite
phase as NRZ-C at twice the
nominal bit rate.
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Figure 6—P e vs. SNR.
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Table IV
P, vs. SNR for two PCM DHE equipment.
("A ll is with the split-phase multiplier and "B" is for the
equipment that processes the split-phase data as NRZ-C
at twice the nominal bit rate)
SNR(db) A B
-2 0.00557 0.03520
-1 0.00221 0.02117
0 0.00070 0.01137
1 0.00017 0.00530
2 0.00003 0.00208
3 --- 0.00064
From the curves in Figure 6 as well as from the values in Table IV we
see that an improvement of practically 3 db is obtained by using the split-
phase multiplier.
Throughout this paper, no distortion in the data has been considered as
well as perfect bit synchronization.
q,
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